Atnaujintas knygų su minimaliais defektais pasiūlymas! Naršykite ČIA >>
This book introduces the reader to FPGA based design for RTL synthesis. It describes simple to complex RTL design scenarios using SystemVerilog. The book builds the story from basic fundamentals of FPGA based designs to advance RTL design and verification concepts using SystemVerilog. It provides practical information on the issues in the RTL design and verification and how to overcome these. It focuses on writing efficient RTL codes using SystemVerilog, covers design for the Xilinx FPGAs and also includes implementable code examples. The contents of this book cover improvement of design performance, assertion based verification, verification planning, and architecture and system testing using FPGAs. The book can be used for classroom teaching or as a supplement in lab work for undergraduate and graduate coursework as well as for professional development and training programs. It will also be of interest to researchers and professionals interested in the RTL design for FPGA and ASIC.
| Autorius: | Vaibbhav Taraate |
| Leidėjas: | Springer Nature Singapore |
| Išleidimo metai: | 2021 |
| Knygos puslapių skaičius: | 276 |
| ISBN-10: | 9811544077 |
| ISBN-13: | 9789811544071 |
| Formatas: | 235 x 155 x 16 mm. Knyga minkštu viršeliu |
| Kalba: | Anglų |
Parašykite atsiliepimą apie „SystemVerilog for Hardware Description: RTL Design and Verification“
