Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling

-15% su kodu: ENG15
143,97 
Įprasta kaina: 169,38 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
143,97 
Įprasta kaina: 169,38 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
2025-02-28 169.3800 InStock
Nemokamas pristatymas į paštomatus per 11-15 darbo dienų užsakymams nuo 10,00 

Knygos aprašymas

This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.

Informacija

Autorius: Ayan Mandal, Rabi Mahapatra, Sunil P. Khatri,
Leidėjas: Springer New York
Išleidimo metai: 2013
Knygos puslapių skaičius: 160
ISBN-10: 1461494044
ISBN-13: 9781461494041
Formatas: 241 x 160 x 15 mm. Knyga kietu viršeliu
Kalba: Anglų

Pirkėjų atsiliepimai

Parašykite atsiliepimą apie „Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling“

Būtina įvertinti prekę

Goodreads reviews for „Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling“