Atnaujintas knygų su minimaliais defektais pasiūlymas! Naršykite ČIA >>

Single Port Memory Design Using VHDL: Synthesis and Simulation

-15% su kodu: ENG15
67,17 
Įprasta kaina: 79,02 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
67,17 
Įprasta kaina: 79,02 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
2025-02-28 79.0200 InStock
Nemokamas pristatymas į paštomatus per 11-15 darbo dienų užsakymams nuo 10,00 

Knygos aprašymas

In today¿s fast paced technology race there are many aspects of a computer that can be improved upon. Memory is an integral part of how a computer works and involves many different complex levels of hierarchy. Semiconductor memory is an electronic data storage device often used as computer memory, implemented on semiconductor-basis integrated circuits. It is made in many different types and technologies. A simple yet efficient method is presented to explore the design space for memory synthesis which deals with single-port memory synthesis according to the design constraints. The application of this method to different synthesis examples is illustrated and demonstrated. With suitable modifications, the technique could be applied to multiport memory synthesis in which the maximum number of read ports is different from the maximum number of write ports. Memory is designed in VHDL to produce the RTL schematic of the desired circuit. After that, the generated schematic can be verified using simulation software which shows the waveforms of inputs and outputs of the circuit after generating the appropriate testbench. All the chapters start with a brief explanation of design stage.

Informacija

Autorius: Samridhi Bhasin
Leidėjas: LAP LAMBERT Academic Publishing
Išleidimo metai: 2014
Knygos puslapių skaičius: 100
ISBN-10: 3846590606
ISBN-13: 9783846590607
Formatas: 220 x 150 x 6 mm. Knyga minkštu viršeliu
Kalba: Anglų

Pirkėjų atsiliepimai

Parašykite atsiliepimą apie „Single Port Memory Design Using VHDL: Synthesis and Simulation“

Būtina įvertinti prekę

Goodreads reviews for „Single Port Memory Design Using VHDL: Synthesis and Simulation“