Run-Time Reconfigurable Instruction Set Processors are next generation processors, which can optimize their instruction sets according to the demands of the applications being under execution on them. This optimization is achieved through reconfiguration in their hardware on fly. In this way the reconfigurable processors adapt their hardware, which is most suitable one for the running application and consequently they enhance the performance. Reconfigurable instruction set processors are the programmable processors that contain the reconfigurable logic in one or more of their functional units. The hardware design of such type of processors can be categorized into two main tasks: The design of reconfigurable logic itself and the design of the communication interface of reconfigurable logic with the remaining modules of the processor.
| Autorius: | Muhammad Aqeel Iqbal, Shoab Ahmed Khan, |
| Leidėjas: | LAP LAMBERT Academic Publishing |
| Išleidimo metai: | 2012 |
| Knygos puslapių skaičius: | 184 |
| ISBN-10: | 3847336770 |
| ISBN-13: | 9783847336778 |
| Formatas: | 220 x 150 x 12 mm. Knyga minkštu viršeliu |
| Kalba: | Anglų |
Parašykite atsiliepimą apie „Run-Time Reconfigurable Instruction Set Processor (RT-RISP): Design and Simulation Using Verilog-HLD“
