MPSoCs with single-ISA heterogeneous multi-core architecture: Research Perspective

-15% su kodu: ENG15
43,93 
Įprasta kaina: 51,68 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
43,93 
Įprasta kaina: 51,68 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
2025-02-28 51.6800 InStock
Nemokamas pristatymas į paštomatus per 11-15 darbo dienų užsakymams nuo 10,00 

Knygos aprašymas

The RST processor allocation method for MPSoCs with single-ISA heterogeneous multi-core architecture, which is considered to be a promising platform for developing MPSoCs. The goal of the proposed method is to end a proper processor allocation and task mapping configuration such that the target workload's execution time is optimized while the given resource/area constrain is met. Since the solution space of the target synthesis problem grows exponentially with the number of tasks in the target workload, and the number of cores, we proposed a heuristic-based method that rst decides the groups of tasks that should be mapped to the same processor, and then perform processor allocation and task mapping. The experimental results show that, theproposed method effectively reduced the solution space, and synthesized a good quality configuration in a reasonable time. Under the same area constraint, the results synthesized by our method achieved up to 8.25% of performance improvement over the performance of the system with all simple cores, which provide the maximum execution parallelism in the system.

Informacija

Autorius: R. Arun Prasath, P. Uma Maheswari,
Leidėjas: LAP LAMBERT Academic Publishing
Išleidimo metai: 2019
Knygos puslapių skaičius: 80
ISBN-10: 6139474159
ISBN-13: 9786139474158
Formatas: 220 x 150 x 5 mm. Knyga minkštu viršeliu
Kalba: Anglų

Pirkėjų atsiliepimai

Parašykite atsiliepimą apie „MPSoCs with single-ISA heterogeneous multi-core architecture: Research Perspective“

Būtina įvertinti prekę

Goodreads reviews for „MPSoCs with single-ISA heterogeneous multi-core architecture: Research Perspective“