Atnaujintas knygų su minimaliais defektais pasiūlymas! Naršykite ČIA >>

Low Power Interface Circuits between Adiabatic and Standard CMOS Logic: A Design Perspective

-15% su kodu: ENG15
59,95 
Įprasta kaina: 70,53 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
59,95 
Įprasta kaina: 70,53 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
2025-02-28 70.5300 InStock
Nemokamas pristatymas į paštomatus per 11-15 darbo dienų užsakymams nuo 20,00 

Knygos aprašymas

The clocking schemes and signal waveforms of Adiabatic Circuits are different from those of Standard CMOS circuits. The Adiabatic Logic and Standard CMOS circuits do exist on a single chip to utilize the strength of both approaches. The interface circuits that convert signals between Adiabatic Logic and Standard CMOS circuits are inherent requirement. The text investigates design approaches of Adiabatic- CMOS and CMOS- Adiabatic interface circuits. Several new low power Adiabatic-CMOS and CMOS-Adiabatic interfaces are introduced in this text. Tanner EDA tool on BSIM3V3 90nm and 130nm CMOS technologies has been used to calculate the power consumption and power delay product of various circuits over temperature, frequencies and power supply voltages. The comparison of proposed approaches has been done with the all other approaches available in the literature on various circuit parameters. The write up concludes the efficient design approaches for interface circuits in terms of power consumption and power delay product.

Informacija

Autorius: Neha Arora, B. P. Singh,
Leidėjas: LAP LAMBERT Academic Publishing
Išleidimo metai: 2011
Knygos puslapių skaičius: 72
ISBN-10: 3846552593
ISBN-13: 9783846552599
Formatas: 220 x 150 x 5 mm. Knyga minkštu viršeliu
Kalba: Anglų

Pirkėjų atsiliepimai

Parašykite atsiliepimą apie „Low Power Interface Circuits between Adiabatic and Standard CMOS Logic: A Design Perspective“

Būtina įvertinti prekę

Goodreads reviews for „Low Power Interface Circuits between Adiabatic and Standard CMOS Logic: A Design Perspective“