Atnaujintas knygų su minimaliais defektais pasiūlymas! Naršykite ČIA >>

Low Leakage Variability Aware Techniques for CMOS Logic Circuits

-15% su kodu: ENG15
109,97 
Įprasta kaina: 129,38 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
109,97 
Įprasta kaina: 129,38 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
2025-02-28 129.3800 InStock
Nemokamas pristatymas į paštomatus per 11-15 darbo dienų užsakymams nuo 20,00 

Knygos aprašymas

The broad necessity of battery operated portable applications need to explore the low power VLSI research field. The portable applications such as calculator, hearing aids, portable military equipments, laptop, notebook, mobile phone, implantable pacemaker, wristwatches, etc. have the huge market in current scenario. The longer battery performs the better for all such applications. Minimization of the overall power dissipation gets the battery performance. Leakage power dissipation which is the component of total power dissipation is the dominant part in ultra-DSM regime. Therefore, this book has proposed several circuit level leakage reduction techniques for CMOS circuits. Process variability is considerably increasing with technology scaling and causes performance fluctuations. Parameter variations are affecting the leakage current in several ways in ultra-DSM regime. The effect of PVT variations is considered to measure the reliability issues. All proposed approaches are based on individual CMOS logic. These CMOS logics can be employed to design any low leakage logic circuit.

Informacija

Autorius: Vijay Kumar Sharma
Leidėjas: SPS
Išleidimo metai: 2016
Knygos puslapių skaičius: 232
ISBN-10: 363986395X
ISBN-13: 9783639863956
Formatas: 220 x 150 x 15 mm. Knyga minkštu viršeliu
Kalba: Anglų

Pirkėjų atsiliepimai

Parašykite atsiliepimą apie „Low Leakage Variability Aware Techniques for CMOS Logic Circuits“

Būtina įvertinti prekę