Atnaujintas knygų su minimaliais defektais pasiūlymas! Naršykite ČIA >>

Guide to Computer Processor Architecture: A RISC-V Approach, with High-Level Synthesis

-15% su kodu: ENG15
77,12 
Įprasta kaina: 90,73 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
77,12 
Įprasta kaina: 90,73 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
2025-02-28 90.7300 InStock
Nemokamas pristatymas į paštomatus per 11-15 darbo dienų užsakymams nuo 20,00 

Knygos aprašymas

This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore).

Each implementation is shown as a High-Level Synthesis (HLS) code in C++. This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors).
The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP). Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development.
Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators.
Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.

Informacija

Autorius: Bernard Goossens
Serija: Undergraduate Topics in Computer Science
Leidėjas: Springer Nature Switzerland
Išleidimo metai: 2023
Knygos puslapių skaičius: 464
ISBN-10: 3031180224
ISBN-13: 9783031180224
Formatas: 235 x 155 x 24 mm. Knyga minkštu viršeliu
Kalba: Anglų

Pirkėjų atsiliepimai

Parašykite atsiliepimą apie „Guide to Computer Processor Architecture: A RISC-V Approach, with High-Level Synthesis“

Būtina įvertinti prekę