Atnaujintas knygų su minimaliais defektais pasiūlymas! Naršykite ČIA >>

Digital Logic Design Using Verilog: Coding and RTL Synthesis

-15% su kodu: ENG15
119,20 
Įprasta kaina: 140,23 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
119,20 
Įprasta kaina: 140,23 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
2025-02-28 140.2300 InStock
Nemokamas pristatymas į paštomatus per 11-15 darbo dienų užsakymams nuo 10,00 

Knygos aprašymas

This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. It covers the Verilog 2001 and Verilog 2005 RTL design styles, constructs and the optimization at the RTL and synthesis level. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques. The book includes 250 design examples/illustrations and 100 exercise questions. This volume can be used as a core or supplementary text in undergraduate courses on logic design and as a text for professional and vocational coursework. In addition, it will be a hands-on professional reference and a self-study aid for hobbyists.

Informacija

Autorius: Vaibbhav Taraate
Leidėjas: Springer Nature Singapore
Išleidimo metai: 2022
Knygos puslapių skaičius: 632
ISBN-10: 9811632014
ISBN-13: 9789811632013
Formatas: 235 x 155 x 34 mm. Knyga minkštu viršeliu
Kalba: Anglų

Pirkėjų atsiliepimai

Parašykite atsiliepimą apie „Digital Logic Design Using Verilog: Coding and RTL Synthesis“

Būtina įvertinti prekę

Goodreads reviews for „Digital Logic Design Using Verilog: Coding and RTL Synthesis“