Direct Digital Frequency Synthesis (DDFS) is a method of producing an analog waveform by generating a time-varying signal in digital form, succeeded by digital-to-analog reconstruction. Different control words are used by the DDFS system in order to generate different frequencies. The control word is successively added to the previous value in a 20-bit accumulator. Nine most significant bits out of these twenty bits are used for the DAC. HCMOS 9 (130 nm) ST Microelectronics process is used by employing high speed NMOS and PMOS transistors. The bit products (control signals) are computed by using complementary static CMOS logic which then act as control signals for the current sources after passing through D-flip flops. Practical design issues of current sources and parts of digital logic were studied and implemented using the Cadence full-custom design environment
| Autorius: | Abdul Majid, Abdul Waheed Malik, |
| Leidėjas: | LAP LAMBERT Academic Publishing |
| Išleidimo metai: | 2010 |
| Knygos puslapių skaičius: | 64 |
| ISBN-10: | 383830070X |
| ISBN-13: | 9783838300702 |
| Formatas: | 220 x 150 x 4 mm. Knyga minkštu viršeliu |
| Kalba: | Anglų |
Parašykite atsiliepimą apie „Design and Implementation of a DDFS using Sum of Weighted Bit Products: Digital Frequency Synthesis“
