Multipliers with large bit lengths have a major impact on the performance of digital circuits in many applications like cryptography, digital signal processing and image processing. The performances of many computational problems are often dominated by the speed at which a multiplication operation can be executed. This book gives a brief overview of various multipliers such as Baugh Wooley, Pezaris, Array, Booth, Vedic multipliers and Compressor based multipliers. The main objective is to compare various types of multiplier in terms of power consumption, area and delay. These signed multiplication concepts are implemented in Verilog HDL and implemented in Cadence RTL Compiler with 180nm technology.
| Autorius: | Saranya Karunamurthi, Vinoth Kumar Bojan, Baby Janagam Ramachandran, |
| Leidėjas: | LAP LAMBERT Academic Publishing |
| Išleidimo metai: | 2018 |
| Knygos puslapių skaičius: | 52 |
| ISBN-10: | 6139900611 |
| ISBN-13: | 9786139900619 |
| Formatas: | 220 x 150 x 4 mm. Knyga minkštu viršeliu |
| Kalba: | Anglų |
Parašykite atsiliepimą apie „ASIC Implementation of Pezaris Multiplier in DIT FFT Architectures“
