Atnaujintas knygų su minimaliais defektais pasiūlymas! Naršykite ČIA >>

An Introduction to Logic Circuit Testing

-15% su kodu: ENG15
39,25 
Įprasta kaina: 46,18 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
39,25 
Įprasta kaina: 46,18 
-15% su kodu: ENG15
Kupono kodas: ENG15
Akcija baigiasi: 2025-03-03
-15% su kodu: ENG15
2025-02-28 46.1800 InStock
Nemokamas pristatymas į paštomatus per 11-15 darbo dienų užsakymams nuo 20,00 

Knygos aprašymas

An Introduction to Logic Circuit Testing provides a detailed coverage of techniques for test generation and testable design of digital electronic circuits/systems. The material covered in the book should be sufficient for a course, or part of a course, in digital circuit testing for senior-level undergraduate and first-year graduate students in Electrical Engineering and Computer Science. The book will also be a valuable resource for engineers working in the industry. This book has four chapters. Chapter 1 deals with various types of faults that may occur in very large scale integration (VLSI)-based digital circuits. Chapter 2 introduces the major concepts of all test generation techniques such as redundancy, fault coverage, sensitization, and backtracking. Chapter 3 introduces the key concepts of testability, followed by some ad hoc design-for-testability rules that can be used to enhance testability of combinational circuits. Chapter 4 deals with test generation and response evaluation techniques used in BIST (built-in self-test) schemes for VLSI chips. Table of Contents: Introduction / Fault Detection in Logic Circuits / Design for Testability / Built-in Self-Test / References

Informacija

Autorius: Parag K. Lala
Serija: Synthesis Lectures on Digital Circuits & Systems
Leidėjas: Springer Nature Switzerland
Išleidimo metai: 2008
Knygos puslapių skaičius: 112
ISBN-10: 3031797841
ISBN-13: 9783031797842
Formatas: 235 x 191 x 7 mm. Knyga minkštu viršeliu
Kalba: Anglų

Pirkėjų atsiliepimai

Parašykite atsiliepimą apie „An Introduction to Logic Circuit Testing“

Būtina įvertinti prekę