Jens Lienig

Rasta: 7
VLSI Physical Design: From Graph Partitioning to Timing Closure
-15% su kodu: ENG15
112,18 
131,98 
Išsiųsime per 11-15 d. d.
Fundamentals of Electronic Systems Design
-15% su kodu: ENG15
126,21 
148,48 
Išsiųsime per 11-15 d. d.
Fundamentals of Electromigration-Aware Integrated Circuit Design
-15% su kodu: ENG15
168,28 
197,98 
Išsiųsime per 11-15 d. d.
Fundamentals of Electronic Systems Design
-15% su kodu: ENG15
91,15 
107,23 
Išsiųsime per 11-15 d. d.
Fundamentals of Electromigration-Aware Integrated Circuit Design
-15% su kodu: ENG15
119,20 
140,23 
Išsiųsime per 11-15 d. d.
VLSI Physical Design: From Graph Partitioning to Timing Closure
-15% su kodu: ENG15
119,20 
140,23 
Išsiųsime per 11-15 d. d.
VLSI Physical Design: From Graph Partitioning to Timing Closure
-15% su kodu: ENG15
84,13 
98,98 
Išsiųsime per 11-15 d. d.
Rasta: 7