Bishwajeet Pandey

Rasta: 5
Energy Efficient VLSI Design and Implementation on 28nm FPGA: FPGA Based Energy Efficient Register, Memory and ALU Design
-15% su kodu: ENG15
87,97 
103,49 
Išsiųsime per 11-15 d. d.
PVT Variation Aware Low Power Vedic Multiplier Design For DSPs on FPGA: Process Voltage Temperature Variation Using IO Standards on FPGA
-15% su kodu: ENG15
67,17 
79,02 
Išsiųsime per 11-15 d. d.
Energy Efficient Design Techniques On FPGA: Low power Design Goal with Capacitance Scaling, Thermal Aware, HSTL, SSTL & LVCMOS IO Standard and Frequency Scaling
-15% su kodu: ENG15
75,74 
89,10 
Išsiųsime per 11-15 d. d.
Modern Practices in Energy Efficient Electronics
-15% su kodu: ENG15
67,17 
79,02 
Išsiųsime per 11-15 d. d.
International Conference on Green Computing and Engineering Technology
-15% su kodu: ENG15
68,38 
80,45 
Išsiųsime per 11-15 d. d.
Rasta: 5